Ifw

P E Dosket No.: 061282-0056

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

n resupplication of

Customer Number: 20277

Kenichi TAJIKA, et al.

Confirmation Number: 2504

Application No.: 10/766,954

Group Art Unit: 2825

Filed: January 30, 2004

Examiner: Naum B. Levin

For: CLOCK DELAY ADJUSTING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND AND

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE FORMED BY THE METHOD

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Transmitted herewith is an Amendment in the above identified application.

No additional fee is required.

Applicant is entitled to small entity status under 37 CFR 1.27

Also attached:

The fee has been calculated as shown below:

	NO. OF CLAIMS	HIGHEST PREVIOUSLY PAID FOR	EXTRA CLAIMS	RATE	FEE
Total Claims	27	27	0	\$50.00 =	\$0.00
Independent Claims	2	3	0	\$200.00 =	\$0.00
		Multiple dependent claims newly presented			\$0.00
Fee for extension of time				\$0.00	
					\$0.00
			Total of Above Calculations		

Please charge my Deposit Account No. <u>500417</u> in the amount of \$0.00.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment, to Deposit Account No. 500417, including any filing fees under 37 CFR 1.16 for presentation of extra claims and any patent application processing fees under 37 CFR 1.17.

Respectfully submitted,

McDERMOTT WILL & EMERY LLP

Michael E. Fogarty Registration No. 36,139

Please recognize our Customer No. 20277 as our correspondence address.

600 13th Street, N.W.

Washington, DC 20005-3096 Phone: 202.756.8000 MEF:MaM

Facsimile: 202.756.8087

Date: June 30, 2006

WDC99 1252272-1.061282.0056

Pocket No.: 061282-0056 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

n re Application of : Customer Number: 20277

Kenichi TAJIKA, et al. : Confirmation Number: 2504

Application No.: 10/766,954 : Group Art Unit: 2825

Filed: January 30, 2004 : Examiner: Naum B. Levin

For: CLOCK DELAY ADJUSTING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

FORMED BY THE METHOD

AMENDMENT

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the Office Action of April 3, 2006, please amend the above-identified application as follows:

Amendments to the Specification begin on page 2 of this paper.

Amendments to the Claims are reflected in the listing of claims which begins on page 3 of this paper.

Remarks begin on page 8 of this paper.